A Verilog simulator that compiles Verilog code into C++/SystemC
Section:
Depends : gcc, perl
Links: Changelog, QA Page, Report issues
Upstream: source (git) 5.026