A Verilog simulator that compiles Verilog code into C++/SystemC
Section:
Depends : gcc, perl
Links: Changelog, Report issues
No issues. Keep up the good work.